

TPA6203A1

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

1.25-W MONO FULLY DIFFERENTIAL AUDIO POWER AMPLIFIER

- •**THD** = **1%** (Typical)
- •**Low Supply Current: 1.7 mA Typical**
- **Shutdown Control < 10** µ**A**
- • **Only Five External Components**
	- **– Improved PSRR (90 dB) and Wide Supply**
	- **Fully Differential Design Reduces RF**
	- **– Improved CMRR Eliminates Two Input Coupling Capacitors**
	- **– ^C(BYPASS) Is Optional Due to Fully Differential Design and High PSRR**
- •
- •**(DRB)**
- • **Available in an 8-Pin PowerPAD™ MSOP (DGN)**

FEATURES APPLICATIONS

1.25 ^W Into ⁸ ^Ω **From ^a 5-V Supply at** • **Designed for Wireless or Cellular Handsets**

DESCRIPTION

The TPA6203A1 is ^a 1.25-W mono fully differential amplifier designed to drive ^a speaker with at least 8- Ω impedance while consuming less than 37 mm² **Voltage** (2.5 V to 5.5 V) for Direct Battery (ZQV package option) total printed-circuit board
 Operation (PCB) area in most applications. This device operates **Operation** (PCB) area in most applications. This device operates from 2.5 V to 5.5 V, drawing only 1.7 mA of quiescent **Rectification** supply current. The TPA6203A1 is available in the space-saving 2 mm x 2 mm MicroStar Junior™ BGA package, and the space saving 3 mm ^x 3 mm QFN (DRB) package.

Features like 85-dB PSRR from 90 Hz to 5 kHz, improved RF-rectification immunity, and small PCB **Avaliable in ^a 2 mm ^x 2 mm MicroStar** area makes the TPA6203A1 ideal for wireless **Junior ™ BGA Package (GQV, ZQV)** handsets. ^A fast start-up time of ⁴ ^µ^s with minimal **Available in ³ mm ^x ³ mm QFN Package** pop makes the TPA6203A1 ideal for PDA applications.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Æ Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Junior, PowerPAD, MicroStar Junior are trademarks of Texas Instruments.

APPLICATION CIRCUIT

TPA6203A1

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

(1) The GQV is the standard MicroStar Junior package. The ZQV is ^a lead-free option and is qualified for 260° lead-free assembly.

 (2) The GQV and ZQV packages are only available taped and reeled. The suffix R designates taped and reeled parts.

(3) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

DISSIPATION RATINGS

ELECTRICAL CHARACTERISTICS

$T_A = 25^{\circ}C$, Gain = 1 V/V

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}$ C, Gain = 1 V/V, R_L = 8 Ω

Terminal Functions

TYPICAL CHARACTERISTICS

Table of Graphs

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS (continued)

TPA6203A1

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

TYPICAL CHARACTERISTICS (continued)

APPLICATION INFORMATION

The TPA6203A1 is ^a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of ^a differential amplifier and ^a common- mode amplifier. The differential amplifier ensures that the amplifier outputs ^a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{DD}/2$ regardless of the common- mode voltage at the input.

Advantages of Fully Differential Amplifiers

- • Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6203A1, allows the inputs to be biased at voltage other than mid-supply. For example, if ^a the TPA6203A1, the common-mode feedback circuit adjusts for that, and the TPA6203A1 Typical values are shown in Table 1. outputs are still biased at mid-supply of the TPA6203A1. The inputs of the TPA6203A1 can **Table 1. Typical Component Values** be biased from 0.5 V to V_{DD} - 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, $C_{(BYPASS)}$, , not **FULLY DIFFERENTIAL AMPLIFIER** required: The fully differential amplifier does not require ^a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} may be acceptable when an additional component can be eliminated (see [Figure](#page-6-0) 17).
	- • Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at ^a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.

APPLICATION SCHEMATICS

DAC has mid-supply lower than the mid-supply of Figure 28 through Figure 30 show application the TPA6203A1, the common-mode feedback schematics for differential and single-ended inputs.

Figure 28. Typical Differential Input Application Schematic

Figure 29. Differential Input Application Schematic Optimized With Input Capacitors

Figure 30. Single-Ended Input Application Schematic

Selecting Components

Resistors (R_F and R_I)

Gain = R_F/R_I (1) The input $(R₁)$ and feedback resistors (R_F) set the gain of the amplifier according to Equation 1.

R_F and R_I should range from 1 kΩ to 100 kΩ. Most graphs were taken with $R_F = R_1 = 20$ kΩ.

Resistor matching is very important in fully differential value, the device passes audio 4 µs after taken out of amplifiers. The balance of the output on the reference shutdown and the gain is slowly ramped up based on voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

Bypass Capacitor (CBYPASS) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets ^a mid-supply voltage for internal references and sets the output common mode voltage to $V_{DD}/2$. Adding a capacitor to this pin filters any noise into this pin and increases the k_{SVR} . $C_{(BYPASS)}$ also determines the rise time of V_{O+} and V_{O-} when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. Although the output rise time depends on the bypass capacitor shutdown and the gain is slowly ramped up based on $C_{(BYPASS)}$.

To minimize pops and clicks, design the circuit so the impedance (resistance and capacitance) detected by both inputs, IN+ and IN-, is equal.

The TPA6203A1 does not require input coupling The TPA6203A1 is ^a high-performance CMOS audio capacitors if using ^a differential input source that is amplifier that requires adequate power supply biased from 0.5 V to V_{DD} - 0.8 V. Use 1% tolerance decoupling to ensure the output total harmonic or better gain-setting resistors if not using input distortion (THD) is as low as possible. Power supply coupling capacitors. decoupling also prevents oscillations for long lead

In the single-ended input application an input capacitor, C_{I} , is required to allow the amplifier to bias the input signal to the proper dc level. In this case, C_1 and R_I form a high-pass filter with the corner frequency determined in Equation 2.

$$
f_{C} = \frac{1}{2\pi R_{I}C_{I}}
$$
\n
$$
-3 dB
$$
\n
$$
-3 dB
$$
\n
$$
f_{C}
$$
\n
$$
T_{C}
$$
\n
$$
T
$$

The value of $C₁$ is important to consider as it directly affects the bass (low frequency) performance of the **SINGLE-ENDED OUTPUT** circuit. Consider the example where R_I is 10 kΩ and the specification calls for a flat bass response down [Figure](#page-11-0) 31 shows a Class-AB audio power amplifier
to 100 Hz. Equation 2 is reconfigured as Equation 3. (APA) in a fully differential configuration. The to 100 Hz. Equation 2 is reconfigured as Equation 3.

$$
C_{\parallel} = \frac{1}{2\pi R_{\parallel}f_{C}}
$$
 (3)

In this example, C_1 is 0.16 μ F, so one would likely choose ^a value in the range of 0.22 µF to 0.47 µF. A further consideration for this capacitor is the leakage path from the input source through the input network (R_i, C_i) and the feedback resistor (R_F) to the load. This leakage current creates ^a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, ^a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

Input Capacitor (C_1) **Decoupling Capacitor** (C_5)

lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, ^a good low equivalent-series- resistance (ESR) ceramic capacitor, typically 0.1 μ F to 1 μ F, placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, ^a 10-µF or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.

USING LOW-ESR CAPACITORS

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as ^a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

DIFFERENTIAL OUTPUT VERSUS

TPA6203A1 amplifier has differential outputs driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to ^a ground referenced load. Plugging 2 \times V_{O(PP)} into the power equation, where voltage is squared, yields $4\times$ the output power from the same supply rail and load impedance (see [Equation](#page-11-0) 4).

TPA6203A1

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

$$
V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}
$$

Power = $\frac{V_{(rms)}^2}{R_L}$ (4)

Figure 31. Differential Output Configuration

In a typical wireless handset operating at 3.6 V, bridging raises the power into an $8-\Omega$ speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. In sound power that is ^a 6-dB improvement—which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 32. A coupling capacitor is required to block the dc offset voltage from reaching the load. This capacitor can be quite large (approximately 33 μ F to 1000 μ F) so it tends to be expensive, heavy, occupy valuable PCB area, and
have the additional drawback of limiting drawback of

low-frequency performance of the system. This frequency-limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 5.

$$
f_C = \frac{1}{2\pi R_L C_C} \tag{5}
$$

For example, a 68-µF capacitor with an 8- Ω speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.

Figure 32. Single-Ended Output and Frequency

Increasing power to the load does carry ^a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces $4\times$ the output power of the SE configuration.

FULLY DIFFERENTIAL AMPLIFIER EFFICIENCY AND THERMAL INFORMATION

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop multiplied by the average value of the supply current, $I_{DD}(avg)$, determines the internal power dissipation of the

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To Although the voltages and currents for SE and BTL accurately calculate the RMS and average values of are sinusoidal in the load, currents from the supply accurately calculate the RMS and average values of are sinusoidal in the load, currents from the supply
nower in the load and in the amplifier the current and are very different between SE and BTL power in the load and in the amplifier, the current and are very different between SE and BTL voltage waveform shapes must first be understood configurations. In an SE application the current (see Figure 33). The same of the waveform is a half-wave rectified shape, whereas in

amplifier. **Figure 33. Voltage and Current Waveforms for BTL Amplifiers**

BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier =
$$
\frac{P_L}{P_{SUP}}
$$

where:

$$
P_L = \frac{V_L \text{rms}^2}{R_L}
$$
, and $V_{LRMS} = \frac{V_P}{\sqrt{2}}$, therefore, $P_L = \frac{V_P^2}{2R_L}$

and P_{SUP} = V_{DD} I_{DD}avg and I_{DD}avg =
$$
\frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} [\cos(t)]_0^{\pi} = \frac{2V_P}{\pi R_L}
$$

Therefore,

$$
P_{SUP} = \frac{2 V_{DD} V_P}{\pi R_L}
$$

substituting P_L and P_{SUP} into equation 6,

Efficiency of a BTL amplifier
$$
= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}
$$

where:

$$
V_{\mathbf{P}} = \sqrt{2 P_{\mathbf{L}} R_{\mathbf{L}}}
$$

 P_1 = Power delivered to load P_{SUP} = Power drawn from power supply VLRMS = RMS voltage on BTL load R_L = Load resistance V_P = Peak voltage on BTL load I_{DD} avg = Average current drawn from the power supply V_{DD} = Power supply voltage η_{BTL} = Efficiency of a BTL amplifier

(6)

Therefore,

$$
\eta_{\text{BTL}} = \frac{\pi \sqrt{2 P_{\text{L}} R_{\text{L}}}}{4 V_{\text{DD}}} \tag{7}
$$

Temperature vs Output Power in 5-V 8-Ω BTL Systems TPA6203A1 is 125°C.

for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is damage to the IC. Also, using more resistive than 8-Ω increases the thermal increases the thermal increased resulting in ^a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for ^a specific system is the key to proper power supply design. For a 1.25-W audio system with $8-\Omega$ loads and a 5-V supply, the maximum draw on the power supply is almost 1.8 W.

is how to manipulate the terms in the efficiency solder mask material. The advantages normally
equation to the utmost advantage when possible. In associated with this technique include more closely equation to the utmost advantage when possible. associated with this technique include more closely
Note that in Equation 7, V_{pp} is in the denominator. controlled size and better copper adhesion to the Note that in Equation 7, V_{DD} is in the denominator. Controlled size and better copper adhesion to the This indicates that as V_{DD} goes down, efficiency goes bulaminate. Increased copper also increases the up. thermal performance of the IC. Better size control is

^A simple formula for calculating the maximum power Small plated vias should be placed near the center dissipated, P_{Dmax} , may be used for a differential output application:

$$
P_{\text{D} \text{max}} = \frac{2 V_{\text{DD}}^2}{\pi^2 R_L}
$$
 (8)

 P_{Dmax} for a 5-V, 8-Ω system is 634 mW.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 2 mm x 2 mm Microstar Junior[™] example. package is shown in the dissipation rating table. Converting this to θ_{JA} :

$$
\Theta_{JA} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0088} = 113^{\circ}\text{C/W}
$$
 (9)

www.ti.com

Texas **ISTRUMENTS**

Given θ_{JA} , the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated **Table 2. Efficiency and Maximum Ambient** with the following equation. The maximum
emperature vs Output Power in 5-V 8-Ω BTL recommended junction temperature for the

$$
T_A \text{Max} = T_J \text{Max} - \Theta_{JA} P_{Dmax}
$$

= 125 - 113(0.634) = 53.3°C (10)

Equation 10 shows that the maximum ambient temperature is 53.3°C at maximum power dissipation with ^a 5-V supply.

Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6203A1 is designed with Table 2 employs Equation 7 to calculate efficiencies bester the TPA6203A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent increases the thermal performance by reducing the output current.

PCB LAYOUT

In making the pad size for the BGA balls, it is
recommended that the layout use solderrecommended that the mask-defined (SMD) land. With this method, the copper pad is made larger than the desired land area, and the opening size is defined by the opening in the A final point to remember about Class-AB amplifiers and the opening size is defined by the opening in the is how to manipulate the terms in the efficiency solder mask material. The advantages normally the result of photo imaging the stencils for masks. ball connecting ball B2 to the ground plane. Added plated vias and ground plane act as ^a heatsink and increase the thermal performance of the device. [Figure](#page-14-0) 34 shows the appropriate diameters for ^a 2 mm X 2 mm MicroStar Junior™ BGA layout.

> It is very important to keep the TPA6203A1 external components very close to the TPA6203A1 to limit noise pickup. The TPA6203A1 evaluation module (EVM) layout is shown in the next section as ^a layout

TPA6203A1

SLOS364E–MARCH 2002–REVISED DECEMBER 2005

Figure 34. MicroStar Junior™ BGA Recommended Layout

8-Pin QFN (DRB) Layout

Use the following land pattern for board layout with the 8-pin QFN (DRB) package. Note that the solder paste should use ^a hatch pattern to fill solder paste at 50% to ensure that there is not too much solder paste under the package.

Figure 35. TPA6203A1 8-Pin QFN (DRB) Board Layout (Top View)

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take

PACKAGE OPTION ADDENDUM

reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 19-Mar-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

DGN (S-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE PACKAGE

NOTES: A All linear dimensions are in millimeters.

- This drawing is subject to change without notice. В.
- $C.$ Body dimensions do not include mold flash or protrusion.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D. Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

THERMAL PAD MECHANICAL DATA

DGN (S-PDSO-G8)

THERMAL INFORMATION

This PowerPAD[™] package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DGN (R-PDSO-G8) PowerPAD™

NOTES:

- All linear dimensions are in millimeters. A. This drawing is subject to change without notice. $B₁$
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad. C.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

MPBG144C – JUNE 2000 – REVISED FEBRUARY 2002

GQV (S-PBGA-N8) PLASTIC BALL GRID ARRAY

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. MicroStar Junior[™] configuration
- D. Falls within JEDEC MO-225

MicroStar Junior is a trademark of Texas Instruments.

DRB (S-PDSO-N8)

PLASTIC SMALL OUTLINE

NOTES: Α. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice. **B.**
- $C.$ Small Outline No-Lead (SON) package configuration.

 \bigtriangleup The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

 $\underline{\mathcal{f}}$ Metalized features are supplier options and may not be on the package.

THERMAL PAD MECHANICAL DATA

DRB (S-VSON-N8)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRB (S-VSON-N8)

- NOTES: All linear dimensions are in millimeters. A.
	- B. This drawing is subject to change without notice.
	- C. Publication IPC-7351 is recommended for alternate designs.
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for solder mask tolerances.

ZQV (S-PBGA-N8)

PLASTIC BALL GRID ARRAY

- This drawing is subject to change without notice. **B.**
- C. MicroStar Junior configuration
- D. Falls within JEDEC MO-225
- E. This package is lead-free.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated